I am thinking there could be a networking medium here for chipsets or industrial usage. Currently this is somewhat expensive on RP2040 as we have to use PIO via FPGA/CPLD. (RP2040 kept the M0+ model.)
Statistics: Posted by dthacher — Thu May 23, 2024 10:21 pm